UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. BOX1450 Alexandra, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/053,340	10/22/2001	Frederick A. Ware	RBS2.P049	8663
	7590 03/28/2007 IAHAMEDI LLP	EXAMINER		
4880 STEVENS CREEK BOULEVARD			NGUYEN, THAN VINH	
SUITE 201 SAN JOSE, CA	95129		ART UNIT	PAPER NUMBER
		,	2187	
SHORTENED STATUTORY	PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MON	THS	03/28/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)	
		10/053,340	WARE ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Than Nguyen	2187	
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover shee	t with the correspondence a	ddress
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP CHEVER IS LONGER, FROM THE MAILING insions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. In period for reply is specified above, the maximum statutory perior are to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mail and patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMU 1.136(a). In no event, however, mand will apply and will expire SIX (6) ute, cause the application to become	JNICATION. ay a reply be timely filed MONTHS from the mailing date of this of the ABANDONED (35 U.S.C. § 133).	communication.
Status				•
1)⊠ 2a)□ 3)□	Responsive to communication(s) filed on 29 This action is FINAL . 2b) The Since this application is in condition for allow closed in accordance with the practice under	nis action is non-final. vance except for formal n	• •	e merits is
Dispositi	on of Claims			
5) □ 6) ⊠ 7) ⊠ 8) □ Applicat i 9) □ 10) ⊠	Claim(s) 1-36 is/are pending in the application 4a) Of the above claim(s) is/are withdred and the above claim(s) is/are withdred allowed. Claim(s) 1-3,5-7,9-11 and 13-36 is/are rejected to a claim(s) 4,8 and 12 is/are objected to. Claim(s) are subject to restriction and a conservation are a conservation and a con	rawn from consideration. red. /or election requirement. ner. e: a) \sum accepted or b) \sum accepted in abection is required if the draw	objected to by the Examina eyance. See 37 CFR 1.85(a). ving(s) is objected to. See 37 C	FR 1.121(d).
	The oath or declaration is objected to by the I	Examiner. Note the attac	ined Office Action of form P	10-152.
12)[a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document Certified copies of the priority document Copies of the certified copies of the priority document Copies of the certified copies of the principle copies	nts have been received. nts have been received i iority documents have be au (PCT Rule 17.2(a)).	n Application No een received in this National	l Stage
2) 🔲 Notic 3) 🔯 Inforr	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date 1/29/07.	Paper	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application 	

Application/Control Number: 10/053,340 Page 2

Art Unit: 2187

DETAILED ACTION

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 1/29/07 has been entered.

- 2. This is a response to the amendment, filed 1/29/07.
- 3. Claims 1-36 are pending.
- 4. The IDS, filed 1/29/07, has been considered. It should be noted that Applicant filed a massive amount of references for consideration without any explanation of how the references relate to the invention of the current application. Due to the huge number of references cited, the Examiner only had time to perform a cursory review of the cited references. If Applicant has specific knowledge of pertinent references, of the submitted references that are of importance to the current application it is Applicant's duty to inform the Examiner of such references.

Response to Amendment & Arguments

5. Applicant's arguments with respect to claims 1-36 have been considered but are most in view of the new ground(s) of rejection. Applicant has amended the claims to include new limitations not previously considered. The amended claims are addressed below.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Application/Control Number: 10/053,340 Page 3

Art Unit: 2187

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

7. Claims 1-3,5-7,9-11,13-36 are rejected under 35 U.S.C. 102(e) as being anticipated by Gustavson (US 5,778,419).

As to claim 1:

8. Gustavson teaches a memory system comprising: a first memory controller (command module 150; Fig. 1A); a first memory component (SLDRAM 110); a first address and control bus (command bus 151) connected to the first memory controller and the first memory component, the first address and control bus including a plurality of signal conductors that extend from the first memory to the first memory component (Fig. 1A, 1B); and a first data bus (data bus155) connected to the first memory controller and to the first memory, wherein the first data bus uses differential signaling and has a first data bus symbol time that is shorter than a first address and control bus symbol time of the first address and control bus (data bus uses differential signaling to shorten symbol time; 10/27-38).

As to claim 2,6,19:

9. Gustavson teaches a second memory component connected to the first address and control bus and to the first data bus (SLDRAM 180).

As to claim 3,7,20:

10. Gustavson teaches a second memory component connected to the first address and control bus (SLDRAM 180); and a second data bus (data bus 156) connected to the first memory controller and to the second memory component, wherein the second data bus uses differential signaling and has a second data bus symbol time that is shorter than the first address and control bus symbol time of the first address and control bus (data bus uses differential signaling to shorten symbol time; 10/56-11/30).

As to claim 5:

11. Gustavson teaches a memory system comprising: a first memory controller (command module 150); a first memory component (SLDRAM 110); a first address and control bus (command bus151) connected to the first memory controller and to the first memory component, the first address and control bus including a plurality of signal conductors that extend from the first memory to the first memory component (Fig. 1A, 1B); a first clock signal conductor (CCLK 151b) connected to the first memory controller and to the first memory component; and a first data bus (data bus 155) connected to the first memory controller and to the first memory component, wherein the first data bus has a first data bus symbol time that is shorter than a first address and control bus symbol time of the first address and control bus and wherein the first address and control bus symbol time is shorter than a first clock signal cycle time of the first clock signal (data bus uses differential signaling to shorten symbol time; 10/27-38).

As to claim 9:

12. Gustavson teaches a memory system comprising: a first memory controller (command module 150); a first memory component (SLDRAM 110); a first address and control bus

Application/Control Number: 10/053,340

Art Unit: 2187

(command bus 151) connected to the first memory controller and to the first memory component,

Page 5

the first address and control bus including a plurality of signal conductors that extend from the

first memory to the first memory component (Fig. 1A, 1B); and a first data bus (data bus 155)

connected to the first memory controller and to the first memory component, wherein the first

memory component includes a first termination structure connected to the first data bus and

wherein the first data bus has a first data bus symbol time that is shorter than a first address and

control symbol time of the first address and control bus (data bus uses differential signaling to

shorten symbol time; 10/27-38, 56-11/30).

As to claim 10,15:

13. Gustavson teaches a second memory component connected to the first address and

control bus (SLDRAM 180); and a second data bus (data bus 156) connected to the first memory

controller and to the second memory component, wherein the second memory component

includes a second termination structure (RT; 14/53-67) connected to the second data bus and

wherein the first data bus symbol time is shorter than the first address and control bus symbol

time of the first address and control bus (10/27-38, 10/56-11/30).

As to claim 11,16:

Gustavson teaches the first memory controller includes a third termination structure (RT; 14.

14/53-67; Fig. 1B) connected to the first data bus.

As to claim 13,17:

15. Gustavson teaches a calibration process is used to adjust a first termination value of the first termination structure (set termination value; 14/53-67). It should be noted that the claimed invention is a memory system and not a method. The claimed limitation of this claim is a process, which is not part of the physical elements of a memory system. It is not given patentable weight. However, the Examiner still applied prior art to this claim.

As to claim 14:

16. Gustavson teaches a memory system comprising: a first memory controller (command module 150); a first memory component (SLDRAM 110); a first address and control bus (command bus 151) connected to the first memory controller and to the first memory component, the first address and control bus including a plurality of signal conductors that extend from the first memory to the first memory component (Fig. 1A, 1B); and a first data bus (data bus 155) connected to the first memory controller and to the first memory component, wherein the first memory component includes a first termination structure connected to the first data bus (RT; 14/53-67; Fig. 1B), wherein the first data bus uses differential signaling (data bus uses differential signaling to shorten symbol time; 9/37-4910/27-38), and the first address and control bus uses non-differential signaling (8/53-65).

As to claim 18:

17. Gustavson teaches a memory system comprising: a first memory controller (command module 150); a first memory component (SLDRAM 110); a first address and control bus (command bus 151) connected to the first memory controller and to the first memory component, the first address and control bus including a plurality of signal conductors that extend from the

first memory to the first memory component (Fig. 1A, 1B); and a first data bus (data bus 155) connected to the first memory controller and to the first memory component, wherein the first memory component includes a first termination structure connected to the first data bus (RT; 14/53-67; Fig. 1B), wherein the first data bus uses differential signaling and wherein the first memory component accesses a first word stored in the first memory component, the first word being wider than a first data bus width of the first data bus (data bus uses differential signaling to shorten symbol time; 9/37-4910/27-38).

As to claim 21:

18. Gustavson teaches a memory system comprising: a first memory controller (command module 150); a first memory component (SLDRAM 110); a first address and control bus (command bus 151) connected to the first memory controller and to the first memory component, the first address and control bus including a plurality of signal conductors that extend from the first memory to the first memory component (Fig. 1A, 1B); and a first data bus (data bus 155) connected to the first memory controller and to the first memory component, wherein the first memory controller includes a first receive circuit having a first read timing adjustment subcircuit for adjusting a first adjustable read data sampling time point for first read data sampled from the first data bus and wherein the first data bus uses differential signaling (timing adjustment; 5/20-32; 12/47-55, 16/30-35).

As to claim 22:

19. Gustavson teaches a second memory component connected to the first address and control bus (SLDRAM 180); and a second data bus connected the first memory controller and to

the second memory component, wherein the first memory controller includes a second receive circuit having a second read timing adjustment subcircuit for adjusting a second adjustable read data sampling time point for second read data sampled from the second data bus and wherein the second data bus uses differential signaling (timing adjustment; 12/47-55, 16/30-35).

As to claim 23,27:

20. Gustavson teaches a calibration process is used to adjust the first adjustable read data sampling time point (tunable sampling; 17/45-67). It should be noted that the claimed invention is a memory system and not a method. The claimed limitation of this claim is a process, which is not part of the physical elements of a memory system. It is not given patentable weight. However, the Examiner still applied prior art to this claim.

As to claim 24,28:

21. Gustavson teaches the first memory controller contains a first transmit circuit having a first write timing adjustment subcircuit for adjusting a first adjustable write data driving time point for first write data driven on the first data bus (16/30-35; 17-45-67).

As to claim 25:

22. Gustavson teaches a memory system comprising: a first memory controller (command module 150); a first memory component (SLDRAM 110); a first address and control bus (command bus 151) connected to the first memory controller and to the first memory component, the first address and control bus including a plurality of signal conductors that extend from the first memory to the first memory component (Fig. 1A, 1B); and a first data bus (data bus 155)

Application/Control Number: 10/053,340

Art Unit: 2187

connected to the first memory controller and to the first memory component, wherein the first

Page 9

memory controller component includes a first receive circuit having a first read timing

adjustment subcircuit for adjusting a first adjustable read data sampling time point for first read

data sampled from the first data bus (timing adjustment; 5/20-32; 12/47-55, 16/30-35) and

wherein the first memory component includes a first termination structure connected to the first

data bus (RT; 14/53-67; 16/60-65).

As to claim 26:

23. Gustavson teaches a second memory component (SLDRAM 180) connected to the first

address and control bus; and a second data bus (data bus 156) connected to the first memory

controller and to the second memory component, wherein the first memory controller includes a

second receive circuit having a second read timing adjustment subcircuit for adjusting a second

adjustable read data sampling time point for second read data sampled from the second data bus

(timing adjustment; 5/20-32; 12/47-55, 16/30-35) and wherein the second memory component

includes a second termination structure connected to the second data bus (RT; 14/53-67; 16/60-

65).

As to claim 29:

24. Gustavson teaches the first memory controller includes a third termination structure

connected to the first data bus (RT; Fig. 1B).

As to claims 30-36:

Application/Control Number: 10/053,340 Page 10

Art Unit: 2187

25. Gustavson teaches a memory module having the first memory component and plurality of signal conductors disposed therein (SLDRAM module 110; Fig. 1A, 1B).

Allowable Subject Matter

- 26. Claims 4, 8, and 12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 27. As to claim 4,8,12 the prior art does not further teach wherein a quotient of the first data bus symbol time divided by the first address and control bus symbol time is less than or equal to 1/8.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Than Nguyen whose telephone number is 571-272-4198. The examiner can normally be reached on 8am-3pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Than Nguyen can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 11

Than Nguyen

Primary Examiner Art Unit 2187